

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 86100485.1

(51) Int. Cl.⁴: **H 04 N 7/18**

(22) Date of filing: 16.01.86

(30) Priority: 18.01.85 JP 5743/85

(43) Date of publication of application:
23.07.86 Bulletin 86/30

(84) Designated Contracting States:
DE GB

(71) Applicant: **HITACHI, LTD.**
6, Kanda Surugadai 4-chome Chiyoda-ku
Tokyo 100(JP)

(72) Inventor: **Ito, Tetsuo**
4-35-6 Nishi-narusawa-cho
Hitachi-shi Ibaraki 316(JP)

(72) Inventor: **Arita, Setsuo**
3-14-D101 Higashi-taga-cho
Hitachi-shi Ibaraki 316(JP)

(72) Inventor: **Kitaura, Wataru**
1-19-3-204 Ishinazaka-cho
Hitachi-shi Ibaraki 319-12(JP)

(74) Representative: **Patentanwälte Beetz sen. - Beetz jun.**
Timpe - Siegfried - Schmitt-Fumian
Steinsdorfstrasse 10
D-8000 München 22(DE)


(54) **Image transmission system.**

(57) Plural television cameras (16A-16D) of monitored sites, each having a particular code, output image signals of the sites. An image signal transmitting unit (50) receives those signals and produces an image transmission signal sent to a monitoring side. The transmission signal is so formed that one channel of the transmission line which is divided into plural channels is assigned to the transmission of the image signal of each important site to reproduce the full motion image of the site in the monitoring side and all the signals of other sites are transmitted on the time-sharing basis through the remaining channels to reproduce the frame repetition images. The assignment of the channels is determined by the order of the codes included in an instruction signal from an instruction signal transmitting unit (20) in the monitoring side. An operator can select the order of the codes.

BEST AVAILABLE COPY

/...

FIG. 1



TITLE OF THE INVENTION
IMAGE TRANSMISSION SYSTEM

BACKGROUND OF THE INVENTION

5 Field of the Invention

The present invention relates to an image transmission system and more particularly to an image transmission system suitably applied to such a monitoring system for a plant or a security system for a building that has a lot of sites to be monitored or watched so that the large amount of image information is exchanged between a monitor room side and a side of the sites to be monitored or watched through a transmission line.

15 Description of the Related Art

Monitoring systems for various kinds of plants, security systems of premises and the like employ an image transmission technique. Usually, an image transmission system for such use is constructed as follows. Namely, there are provided a plurality of television cameras in sites to be monitored or watched. The image signal outputted by a television camera is digitized by a coder, which has functions of bandwidth compression as well as coding, and multiplexed with digitized signals from other cameras in a multiplexer. The multiplexed image signals are sent out on a transmission line on the time-sharing basis.

In a monitor room located apart from the sites equipped with the cameras, there is provided a demultiplexer, which demultiplexes the image signals sent from the sites to be monitored. The demultiplexed image signal is decoded by a decoder and displayed on a corresponding monitor television set. Thereby, an operator in the monitor room can watch current states or occurrences in the plural sites within a plant or building. In such an image transmission system, it is required to be able to transmit image information from

the cameras in a real-time. Further, it is most preferable that malfunction of plant elements and unusual occurrence within a building can be watched by full motion image on the monitor television set.

5 Here, let us consider a case of a monitoring system where television cameras are provided in 50 sites of a plant to be monitored. If the image signal from each camera is converted into a digital signal of 8 bits and such a digital signal is transmitted in a base frequency
10 of 4 MHz, the transmission rate required of a transmission line becomes as follows:

$$50 \times 4 \text{ MHz} \times 2 \times 8 \text{ bits} = 3.2 \text{ Gbps}$$

wherein the sampling for coding the image signal depends on the Shannon's sampling theorem.

15 At present, it is very difficult to realize a transmission line having a band width as estimated above. At least, it can be said that it is almost impossible to realize such a transmission line commercially. On the other hand, 50 sites to be monitored are not so much,
20 compared with cases of usual plants. Further, in a security system of a big building, the number of sites to be watched will become much larger.

SUMMARY OF THE INVENTION

25 An object of the present invention is to provide an image transmission system which can effectively utilize the limited transmission capability of a transmission line connecting between a side from which image information is sent out and a side in which it is
30 received and enables a necessary image information to be transmitted on the real time basis.

A fundamental feature of the present invention is in that the image informations to be transmitted are divided into those of the high degree of demand, i.e. important
35 image informations, and other image informations, one transmission channel of the transmission line which is divided into plural channels is assigned for the

transmission of each of the important image informations, and the other image informations are transmitted on the time-sharing basis through the remaining channels of the transmission line.

5 More specifically, in case an image transmission system according to the present invention is applied to such a monitoring system of a plant or a security system of a building that includes a monitored side with a lot of sites to be monitored or watched, each site having a
10 television camera for sensing an image of the site, a monitoring side equipped with monitors by which the images of the sites can be monitored or watched and a transmission line connecting therebetween, the frequency bandwidth of which is divided into plural transmission
15 channels, an instruction signal is produced by an operator in the monitoring side, which includes a code signal in which a code assigned to each of the television cameras is arranged in the order selected by the operator. A first group of codes within the arrangement
20 of codes is so designated that image signals picked up by the cameras assigned the codes are transmitted as full motion images, and a second group consisting of the remaining codes is so designated that image signals picked up by the cameras assigned the remaining codes are
25 transmitted as frame repetition images. In accordance with such an instruction signal, there is produced in the monitored side an image transmission signal which is so formed that, to the transmission of each of the image signals picked up by the cameras assigned the codes of
30 the first group, one of the plural transmission channels is assigned and all of the image signals picked up by the cameras assigned the codes of the second group are multiplexed on the time-sharing basis and transmitted through the remaining transmission channels.

35 According to the present invention, the images of the important sites can be monitored or watched on the real time basis with the full motion images and the

images of the remaining sites are monitored or watched with the frame repetition images, so that the transmission capability of the transmission line can be considerably saved, compared with the case where the capability of the transmission line is equally shared to the transmission of the image signals picked up by all the cameras.

Further, when a malfunction or abnormal state occurs in the site which has been monitored by the frame repetition images till then, the image of the site can be changed to the full motion images by reissuing the instruction signal such that the code of the camera sensing the site in question belongs to the first group of codes. Thereby, the malfunction or abnormal state occurring in the site can be monitored in detail on the real time basis.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows an overall structure of an image transmission system according to an embodiment of the present invention, which is applied to a monitoring system in a plant or a security system for a building;

Fig. 2 is a block diagram showing a detailed structure of an instruction signal transmitting unit used in the embodiment of Fig. 1;

Fig. 3 is a block diagram showing a detailed structure of an image signal receiving unit used in the embodiment of Fig. 1;

Fig. 4 is a block diagram showing a detailed structure of an instruction signal receiving unit used in the embodiment of Fig. 1;

Fig. 5 is a block diagram showing a detailed structure of an image signal transmitting unit used in the embodiment of Fig. 1;

Fig. 6 is an explanatory chart showing the states of storing the signals in shift registers included in the instruction signal transmitting unit shown in Fig. 2;

Fig. 7 is an explanatory chart showing the operation of the instruction signal transmitting unit shown in Fig. 2;

Fig. 8 is an explanatory chart showing the operation of the instruction signal receiving unit shown in Fig. 4;

Fig. 9 is an explanatory chart showing the operation of the image signal transmitting unit shown in Fig. 5

Fig. 10 shows a detailed formation of an image signal outputted from the image signal transmitting unit shown in Fig. 5;

Fig. 11 is an explanatory chart showing the operation of the image signal receiving unit shown in Fig. 3;

Fig. 12 is a characteristic chart for explaining the effect of the embodiment shown in Fig. 1, in which the relation between the number of channels for the full motion image and the transmission rate of the frame repetition image is plotted with the number of frames by the frame repetition image transmission as a parameter;

Fig. 13 shows a part of a structure of an image transmission system according to another embodiment of the present invention; and

Fig. 14 is a block diagram showing a structure of an image change detection circuit used in the another embodiment shown in Fig. 13.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 1 is a schematic diagram showing an overall construction of an image transmission system according to an embodiment of the present invention. Referring at first to a right half of the figure, an arrangement of elements in a monitor room is schematically illustrated, which includes an instruction signal transmitting unit 20 and an image signal receiving unit 30. To the instruction signal transmitting unit 20, signals which are produced by switches 2A, 2B, 2C, 2D and 3 are applied. These switches are provided on a monitoring

board (not shown) installed in the monitor room and manipulated by an operator. The switches 2A to 2D can be push-button switches, for example, and hence each switch produces an output signal only during the operator pushes it. Further, the operator may not manipulate more than one among the switches 2A to 2D simultaneously, because, as is apparent from the description later, the conflict occurs among signals produced by the switches pushed simultaneously. In order to prevent such an inconvenience, there can be provided an electrical or mechanical lock mechanism which inhibits a switch from being pushed when another switch is manipulated. As the switch 3, a push-button switch, a knife switch or other type switches can be used.

The image signal receiving unit 30 gives received image signals to decoders (abbreviated as DEC in the figure) 61, 62, 63 and 64, however two decoders 63, 64 thereof receive the image signals through image memories (abbreviated as MEM in the figure) 73 and 74. Since the image signals are usually received by the image signal receiving unit 30 in the bandwidth-compressed form, the decoders 61 to 64 are necessary to have the function of decompression of the image signals, in addition to the functions of decoding of coded signals and conversion from digital signals to analog signals a decoder of the usual type has. Such a decoder can be easily realized by the combination of known devices. The image memories 73 and 74 used here are of such a type as their contents can be refreshed every certain period. A memory of this type is also known well.

The image signal which is decompressed, decoded and converted into the analog signal in each decoder 61 to 64, is led to a corresponding monitor television set 81, 82, 83 and 84, on which the corresponding image is displayed.

The instruction signal transmitting unit 20 and the image signal receiving unit 30 are connected to a modem

10, to which the former unit 20 sends the instruction signal and from which the latter unit 30 receives the image signal.

5 On the other hand, in a left half of Fig. 1, an arrangement of a side to be monitored or watched is schematically shown, wherein there are provided an instruction signal receiving unit 40 and an image signal transmitting unit 50 which are both connected to a modem 12. The modem 12 is connected to the modem 10 of the
10 monitor room side through a transmission line 14.

The instruction signal which is produced in the instruction signal transmitting unit 20 and received by the modem 12, is led to the instruction signal receiving unit 40, which generates various kinds of timing and
15 control signals in accordance with the received instruction signal. These signals generated by the unit 40 are given to the image signal transmitting unit 50. The timing signal among them is also led to television cameras (abbreviated as CAMR in the figure) 16A, 16B, 16C
20 and 16D which are equipped at sites or locations to be monitored or watched in the plant or building. Each of the cameras 16A to 16D picks up an image of a subject or area assigned thereto for observation to output the image signal in response to the timing signal. Although four
25 cameras 16A to 16D are indicated in the figure, there is no limitation in the number of equipped cameras.

The image signals outputted from the cameras 16A to 16D are led to corresponding coders (each abbreviated as COD in the figure) 18A, 18B, 18C and 18D. Each of the
30 coders 18A to 18D has a function of bandwidth compression, in addition to functions of conversion from analog signals to digital signals and coding of converted signals as an usual coder has. Similarly to the decoders 61 to 64 of the monitor room side, a coder of such a type
35 as described above can be formed by combination of known devices.

The coded image signals are given to the image signal transmitting unit 50, in which the processing for transmission is executed on the image signals, and thereafter the processed image signal is sent to the
5 modem 12.

Here, the following should be understood in connection with the arrangement of the side to be monitored or watched. Namely, Fig. 1 shows the case where a plurality of the cameras 16A to 16D equipped at
10 the sites arbitrarily selected for observation of the plant or building are controlled by a single pair of the instruction signal receiving unit 40 and the image signal transmitting unit 50. However, it can be considered that the large number of cameras are divided into several
15 groups and the pair of the units 40 and 50 (including the modem 12) is prepared for every camera groups. The arrangement in each group is quite the same as that shown in Fig. 1, and in this case the pairs of the units 40 and 50 of the same number as that of the camera groups becomes necessary. The units 40 and 50 will be located
20 at several most switable sites in the plant or building. The modems of every groups must be able to communicate with the modem 10 of the monitor room through an appropriate transmission line. To this end, for example,
25 a known loop-formed transmission line can be used, by which every modems including the modem 10 are connected.

Next, the description will be made of the detailed structure of the units 20, 30, 40 and 50, referring to Figs. 2, 3, 4 and 5, respectively.

30 At first, the detailed structure of the instruction signal transmitting unit 20 is shown in Fig. 2. Reference numerals 201 and 202 indicate OR gates, and reference numerals 203, 204, 205, 206 and 211 indicate 8-bit shift registers (abbreviated as SR in the figure)
35 capable of transferring data in the parallel input - parallel output, parallel input - serial output and serial input - serial output. Incidentally, all the following

shift registers are of the same type as those of the above registers. A reference numeral 207 indicates a monostable multivibrator (abbreviated as MNSTBMV in the figure), a numeral 208 a clock signal oscillator (abbreviated as CLK in the figure), and a numeral 209 an AND gate. A reference numeral 210 indicates a memory stored with the code of a synchronizing signal SYNC (abbreviated as SYNC MEN in the figure).

References 212A, 212B, 212C and 212D denote a multiple switch which has three pairs of contacts and references 213A, 213B, 213C and 213D a code establishing circuit which produces a code assigned to each of the cameras 16A to 16D. The codes produced by the circuits 213A to 213D correspond to the cameras 16A to 16D, respectively. Therefore, if there are provided more cameras, code establishing circuits are prepared in accordance with the number of the cameras. It is of course that push-button switches, multiple switches and shift registers must be increased accordingly. However, it will be understood that the way of connecting these increased elements does not change in spite of increase of the number of cameras. Especially, if the number of cameras is equal to or less than seven, it is sufficient that further three code establishing circuits which are coded as "101", "110" and "111", respectively, are connected in parallel with the lines K5 to K7 through multiple switches provided correspondingly thereto and three shift registers are connected in cascade with the shift registers 203 to 206. Further three push-button switches must be provided to actuate the newly provided multiple switches. If the number of cameras exceeds seven, the code of three digits becomes insufficient for assigning the code to every cameras. In that case, a code establishing circuit which can generate the code of more than three digits is used.

References 214A, 214B, 214C, 214D and 215 represent a resistor and a reference +V indicates a positive

voltage source. Further, like parts in Figs. 1 and 2 are identified by the same references. References attached to connecting lines will be referred to in the following explanation.

5 Each of the multiple switches 212A to 212D is equipped with three contacts which are connected to the shift register 203 through lines K₅, K₆ and K₇. Lines L₁, L₂ and L₃ connected to the three contacts of the multiple switch 212A are connected to the code
10 establishing circuit 213A. In this circuit 213A, the lines L₁, L₂ are connected to ground whereas the line L₃ is connected to the positive voltage source +V. As a result, the code A is expressed in the form of three digit signal "001". Lines L₄, L₅ and L₆ are connected to
15 the three contacts of the multiple switch 212B, respectively. In the code establishing circuit 213B, the lines L₄, L₆ are connected to ground whereas the line L₅ is connected to the positive voltage source +V. As a result, the code B is expressed in the form of three
20 digit signal "010". In the code establishing circuit 213C, a line L₇ connected to ground and lines L₈ and L₉ connected to the positive voltage source +V are connected with the three contacts of the multiple switch 212C, respectively. The code C, therefore, is expressed in the
25 form of three digit signal "011". In the code establishing circuit 213D, a line L₁₀ connected with the positive voltage source +V and lines L₁₁ and L₁₂ connected to ground are connected with the three contacts constituting the multiple switch 212D, respectively. The
30 code D is expressed in the form of three digit signal "100". The shift registers 203 and 204 are connected with each other through three lines K₁₄. Three lines K₁₅ connect the shift registers 204 and 205. The lines K₁₆ connect the shift registers 205 and 206. Remaining
35 terminals of the 8-bit shift registers 203 to 206 are connected in cascade and grounded. Namely, a dummy of 5

bits each having the logical value of zero is added to the 3-bit signal generated by the code establishing circuits 213A to 213D. Further, the shift register 206 is connected to the shift register 211 through a line K₁₇.

A line K₁ connects the switch 2A and the multiple switch 212A. A line K₂ connects the switch 2B and the multiple switch 212B, a line K₃ connects the switch 2C and the multiple switch 212C, and a line K₄ connects the switch 2D and the multiple switch 212D. The switches 2A to 2D are connected with the OR gate 201 through lines K₈, K₉, K₁₀ and K₁₁, respectively. The OR gate 201 has its output terminal connected to the OR gate 202 through a line K₁₂. The OR gate 202 has its output terminal connected to the shift registers 203 to 206 through a line K₁₃. The switch 3 is connected to the monostable multivibrator 207 and the shift register 211 through a line K₁₈. The monostable multivibrator 207 and the clock signal oscillator 208 are connected to the input terminal of the AND gate 209. This AND gate 209 has its output terminal connected to the input terminal of the OR gate 202. The AND gate 209 is also connected to the shift register 211 through a line K₁₉. The SYC memory 210 is connected with between the shift register 211. A line K₂₀ provides connection between the shift register 211 and the modem 10.

Referring next to Fig. 3, the detailed structure of the image signal receiving unit 30 is explained hereinafter.

The image signal receiving unit 30 is formed by a synchronizing signal detector (abbreviated as SYC DET in the figure), which detects the synchronizing signal SYC from the signal received by the modem 10 and produces a predetermined output as described in detail later. A reference numeral 302 denotes an AND gate, and a reference numeral 303 indicates a re-timing circuit which

extracts the clock signal from the image signal received by the modem 10. Such a technique that the clock signal is extracted and reproduced from the received signal itself is a well known technique in the field of data transmission. A reference numeral 304 denotes a control signal generator which is composed of a counter (abbreviated as CNTR in the figure) 305 and a frequency divider 306. Reference numerals 307 to 312 represent 8-bit shift registers, and a reference numeral 313 denotes a changeover switch having a moving contact 314 and two fixed contacts 315 and 316. Further, the same reference numerals or characters as those used in Fig. 1 indicate the same component parts as shown in that figure. References attached to connecting lines will be referred to in the following explanation.

The modem 10 (Fig. 1) is connected to the shift register 309 through a line N_1 . A line N_2 provides connection between the shift registers 309 and 308, and a line N_3 connects the shift registers 308 and 307. The shift register 307 is connected to the shift register 310 through lines N_4 . The shift register 308 is connected to the shift register 311 through lines N_5 . The shift register 309 is connected to the shift register 312 through lines N_6 . A line N_7 connects the shift register 310 and the decoder 61 (Fig. 1). The shift register 311 is connected to the decoder 62 through a line N_8 . The shift register 312 is connected to the moving contact 314 of the changeover switch 313 through a line N_9 . The fixed contact 315 of the changeover switch 313 is connected to the image memory 73 (Fig. 1) through a line N_{10} and the other contact 316 to the image memory 74 through a line N_{11} .

A line N_{12} connected to the modem 10 (Fig. 1) is connected to one of the input terminals of the AND gate 302. The synchronizing signal detector 301 connected to the line N_{12} is connected with the other input terminal of the AND gate 302. The re-timing circuit 303 connected

with the output terminal of the AND gate 302 is connected to the shift registers 307, 308 and 309 through a line N₁₃ and with the control signal generator 304 through a line N₁₄. In the control signal generator 304, the signal sent through the line N₁₄, which is the clock signal reproduced by the re-timing circuit 303, is counted by the counter 305, so that control signals C_E and C_R are generated in accordance with the content of the counter 305. The control signal C_R is sent to the shift registers 310 to 312 through a line N₁₅, and the control signal C_E is led to the changeover switch 313 through a line N₁₇. The control signal C_E functions as a changeover signal which repeatedly changes the connection of the moving contact 314 with the fixed contacts 315 and 316 in a predetermined period. Further, in the control signal generator 304, the frequency divider 306 reduces the frequency of the clock signal down to one third. Namely, the frequency divider 306 produces one output pulse every three pulses of the clock signal, and the output pulse is led to the shift registers 310 to 312 as a control signal C_Q through a line N₁₆. As described above, the control signal generator 304 has the function of generating various kinds of control signals C_R, C_Q, C_E at respectively predetermined timings on the basis of the reproduced clock signal. Therefore, it will be easily understood by one ordinarily skilled in the art that such a control signal generator also is constructed by a microcomputer which is so programmed as to generate the control signals in the manner as described above.

The explanation described hereto related to the component parts of the monitor room side, i.e. to the instruction signal transmitting unit 20 and the image signal receiving unit 30. The following is concerned with the component parts of the side to be monitored.

Referring at first to Fig. 4, the explanation is made of the detailed structure of the instruction signal

receiving unit 40. This unit 40 is equipped with a synchronizing signal detector (abbreviated as SYNC DET in the figure) 401, an AND gate 402, a re-timing circuit 403 which has the same function as the re-timing circuit 303 in Fig. 3., a 1/8 frequency divider 404, a counter (abbreviated as CNTR) 405, a shift register (abbreviated as SR) 406, comparators (abbreviated as COMPTR) 407A, 407B, 407C and 407D, shift registers (similarly abbreviated as SR) 408A, 408B, 408C and 408D, and code establishing circuits 409A, 409B, 409C and 409D, which have the same structure as those 213A to 213D of Fig. 2 and produce the output signals (code) corresponding thereto, respectively. Further, the same reference numerals used in Fig. 1 indicate the same component parts as shown in that figure. References attached to connecting lines will be referred to in the following description.

The modem 12 (Fig. 1) is connected to the shift register 406 through a line E₁. Lines E₂, E₃ and E₄ connected to the shift register 406 are connected to the comparators 407A to 407D. Lines L₁, L₂ and L₃ connect the code establishing circuit 409A with the comparator 407A. Similarly lines L₄ to L₆ connect the code establishing circuit 409B with the comparator 407B. Further, lines L₇ to L₉ connect the circuit 409C with the comparator 407C and lines L₁₀ to L₁₂ connect the circuit 409D with the comparator 407D. These comparators 407A to 407D have their respective output terminals connected to the shift registers 408A to 408D through lines E₅ to E₈, respectively. The AND gate 402 has two input terminals, one being connected to the line E₁ through a line E₉ and the other to the synchronizing signal detector 401 through a line E₁₀. An output terminal of the AND gate 402 is connected to the re-timing circuit 403. The re-timing circuit 403 is connected with the frequency divider 404 and the shift register 406 through a line

E₁₁. Lines E₁₂ to E₁₄ connected to the counter 405 are led to the shift registers 408A to 408D. Three lines E₁₅ are connected to the shift register 408A, three lines E₁₆ to the shift register 408B, three lines E₁₇ to the shift register 408C, and three lines E₁₈ to the shift register 408D. These four sets of three lines E₁₅ to E₁₈ and the line E₁₀ are led to the image signal transmitting unit 50.

In Fig. 5, there is shown the structure of the image signal transmitting unit 50, which comprises shift registers (abbreviated as SR in the figure) 501 to 506 and 511, an OR gate 508, a changeover switch 507 having a moving contact and two fixed contacts 509 and 510 as the changeover switch 313 (Fig. 3), a synchronizing signal memory (abbreviated as SYC MEM) 512 which is similar to the memory 210 (Fig. 2), selecting switch circuits 513A, 513B 513C and 513D, and a control signal generator 514. The control signal generator 514 has a timer 515 initiated by the synchronizing signal SYC from the detector 401 (Fig. 4), a flip-flop circuit (abbreviated as FF) 516, a clock signal oscillator (abbreviated as CLK) 517, an AND gate 518, a 1/3 frequency divider 519 and a counter (abbreviated as CNTR) 520. The control signal generator 514 has the function of generating various kinds of timing and control signals C_L, C_{p1}, C_{p2}, C_w, C_T and C_U at respectively predetermined timings as mentioned later, initiated by the synchronizing signal SYC. Therefore, similarly to a case of the control signal generator 304 in Fig. 3, this control signal generator also can be constructed by a microcomputer which is so programmed as to generate the timing and control signals in the manner as described above. Further, the same reference numerals as used in Figs. 1 and 4 indicate the same component parts as shown in those figures. References attached to connecting lines will be referred to in the following.

The switch circuit 513A has a movable contact connected to the coder 18A (Fig. 1) through a line F₁. The switch circuit 513B has a movable contact connected to the coder 18B through a line F₂. The switch circuit 513C has a movable contact connected to the coder 18C through a line F₃. The switch circuit 513D has a movable contact connected to the coder 18D through a line F₄. A line F₅ connected to respective fixed contacts 1 of the switch circuits 513A to 513D is led to the shift register 501. A line F₆ connected to respective fixed contacts 2 of the switch circuits 513A to 513D is led to the shift register 502. A line F₇ connected to respective fixed contacts 3 of the switch circuits 513A to 513D is led to a fixed contact 509 of the changeover switch 507. A line F₈ connected to respective fixed contacts 4 of the switch circuits 513A to 513D is led to the other fixed contact 510 of the changeover switch 507. A line F₉ connected to the movable contact of the changeover switch 507 is led to the shift register 503. The shift registers 501 and 504 are connected to each other through lines F₁₀, the shift registers 502 and 505 are connected to each other through lines F₁₁, and the shift registers 503 and 506 are connected to each other through lines F₁₂. Further, the shift registers 504 to 506 are connected in series with one another through lines F₁₃. The shift register 504 has an output terminal connected to one of the input terminals of the OR gate 508 through a line F₁₄. This OR gate 508 has an output terminal connected to the modem 12 (Fig. 1).

A line F₁₅ connected to the control signal generator 514 is led to the cameras 16A to 16D (Fig. 1) and the shift register 511. A line F₁₆ provides connection between the shift registers 501 to 503 and the control signal generator 514. A line F₁₇ from the control signal generator 514 is led to the shift register 511. Lines F₁₈ and F₁₉ from the control signal generator 514 are

both connected with the shift registers 504 to 506. The control signal generator 514 and the changeover switch 507 are connected to each other through a line F₂₀. The lines E₁₅ to E₁₈ connected to the shift registers 408A to 408D of the instruction signal receiving unit 40 (Fig. 4), respectively, are connected to the selecting switch circuits 513A to 513D. In response to the signal sent through the corresponding one of the lines E₁₅ to E₁₈, each movable contact of the selecting switch circuits 513A to 513D selects one contact among the fixed contacts 1 to 4.

In the control signal generator 514, the timer 515 starts counting of time upon receipt of the signal from the synchronizing signal detector 401 (Fig. 4) and produces an output signal after the period corresponding to the duration in which the logic operation in the instruction signal receiving unit 40 is completed and thereby the signals of the lines E₁₅ to E₁₈ are produced. This output signal of the timer 515 becomes the signal C_T sent to the cameras 16A to 16D (Fig. 1) and the shift register 511 through the line F₁₅. The timer 515 produces a further output at the predetermined time after production of the signal C_T. Another output of the timer 515 becomes the signal C_Y led to the changeover switch 507 as a changeover signal through the line F₂₀. When the timer 515 produces the signal C_T, the flip-flop circuit 516 is set, so that the clock signal from the clock oscillator 517 is given to the 1/3 frequency divider 519 and the counter 520 through the AND gate 518. The clock signal whose frequency is reduced down to one third is led to the shift registers 501 to 503 as the signal C_W through the line F₁₆. The counter 520 counting the clock signal produces the signals C_L, C_{p1} and C_{p2} in accordance with its content. The signals C_L and C_{p2} are led to the shift registers 504 to 506 through the line F₁₉ and F₁₈, respectively, and the signal C_{p1} to the register 511 through the line F₁₇.

Next, the monitoring operations of the plant by the image transmission system having the structure thus far described according to the present embodiment will be described in the following.

5 Referring back to Fig. 2, when an operator in the monitor room depresses the push-button switches in the order of, for example, 2A, 2C, 2B and 2D, electrical current flows through the lines K_1 , K_3 , K_2 and K_4 one after another to render the multiple switches conductive
10 in the order of 212A, 212C, 212B and 212D while the current is flowing. The three contacts of each multiple switch are simultaneously turned on. As those multiple switches are turned on, codes "A", "C", "B" and "D" set in the code establishing circuits 213A, 213C 213B and
15 213D are input to the shift registers 203 through the lines K_5 to K_7 . Here, all the circuits of the instruction signal transmitting unit 20 including the shift registers and the monostable multivibrator are assumed to be reset under the initial conditions. The
20 reset signals and their input terminals are not shown. The initial values are reset also in the following description. The codes thus input to the shift register 203 are then transferred sequentially to the shift registers 204 to 206 through the lines K_{14} , K_{15} and K_{16} .
25 These code shifting operations among the shift registers 203 to 206 are conducted by applying the ON signals of the switches 2A to 2D to the shift registers 203 to 206 through the OR gate 201, the line K_{12} , the OR gate 202 and the line K_{13} .

30 Fig. 6 shows the states in which the shift registers 203 to 206 are being stored with the respective codes by turning on the switches 2A, 2C, 2B and 2D. The duration denoted by T_1 indicates the state before the switches are depressed (i.e., while all the switches are open), in
35 which the shift registers 203 to 206 are stored with the value "0". The duration denoted by T_2 shows the state after the switch 2A is turned on whereas the remaining

switches are left open, in which the shift register 203 is stored with the code "A". The duration denoted by T_3 shows the state after the switch 2C is turned on whereas the remaining switches are all turned off, in which the shift register 204 is stored with the code "A" whereas the shift register 203 is stored with the code "C". The duration denoted by T_4 indicates the state after the switch 2B is turned on whereas the remaining switches are turned off, in which the shift register 205 is stored with the code "A", the shift register 204 with the code "C", and the shift register 203 with the code "B". Finally, the duration denoted by T_5 indicates the state after the switch 2D is turned on where as the remaining switches are all turned off, in which the shift registers 206, 205, 204 and 203 are stored with the codes "A", "C", "B" and "D", respectively.

It is to be noted here that the order of the codes "A", "B", "C" and "D" stored in the shift registers 206 to 203 can be arbitrarily changed by varying the order of manipulation of the switches 2A to 2D by the operator. This manipulation order has the significance in the assignment of transmission channels. Namely, in this embodiment, the frequency bandwidth of the transmission line 14 is divided into three transmission channels, and as is understood from the explanation described later, two of the three channels are assigned to the transmission of image signal for full motion images (called a full motion image transmission, hereinafter) and the remaining one channel to the image signal transmission for frame repetition images (called a frame repetition image transmission, hereinafter). This assignment of transmission channels is determined by the order of storing the codes "A" to "D" in the shift registers 206 to 203, that is to say, the order of manipulation of the switches 2A to 2D. In this embodiment, therefore, the image signals picked up by the camera 16A and 16C which are at first selected can be

transmitted by the full motion image transmission through two channels. And the image signals picked up by the camera 16B and 16D are transmitted on the time-sharing basis through one channel as the frame repetition transmission.

5 Now, after the switches 2A to 2D have been operated, as described above, the switch 3, which has been left open, is turned on by the operator. The operation of the instruction signal transmitting unit 20 after operation
10 of the switch 3 is explained, referring to Fig. 7. When the switch 3 is turned on (Fig. 7(a)), the monostable multivibrator 207 outputs the signal which is shown in Fig. 7(b). The term during which the output signal of the multivibrator 207 is high, i.e. the so-called time
15 constant of the multivibrator 207, is determined in dependence on the length of the instruction signal described later in reference to Fig. 7(f). The lock signal oscillator 208 outputs the clock signal which is shown in Fig. 7(c). As a result, the AND gate 209 outputs
20 the signal which is shown in Fig. 7(d). The shift register 111 receives the ON signal of the switch 3 through the line K₁₈ to store the synchronizing signal SYNC which is outputted from the memory 210. The pulse signal outputted from the AND gate 209 is transmitted
25 through the lines K₁₃ and K₁₉ to the shift registers 203 to 206 and 211. In response to the pulse signal, these shift registers 203 to 206 and 211 conduct their shifting operations. In Fig. 7(e), this operation is shown as a change of content of the register only with respect to
30 the shift register 211. As a result of the shifting operation, the synchronizing signal SYNC and the codes stored in the shift registers 211, 206, 205, 204 and 203 are shifted and outputted from the shift register 211 to the modem 10 sequentially in the order as shown in
35 Fig. 7(f). The code signal "D" last stored in the shift register 203, for example, is shifted in the order of the shift registers 204, 205, 206 and 211. The signal thus

outputted from the shift register 211 to the line K₂₀ by those shifting operations becomes the instruction signal which is headed by the synchronizing SYNC followed by respective one-byte signals set with the codes A, C, B and D, respectively as shown in Fig. 7(f). The shift registers 203 to 206 and 211, the multiple switches 212A to 212D and the code establishing circuits 213A to 213D have functions to prepare and output the instruction signals for assigning the full motion images and the frame repetition images. As will be described later, the codes stored in the shift registers 206 and 205 correspond to the full motion images whereas the codes stored in the shift registers 204 and 203 correspond to the frame repetition images, more specifically, the two codes A and C following the synchronizing signal SYNC of the instruction signal are assigned to the full motion images whereas the subsequent two codes B and D are assigned to the frame repetition images.

Here, the following is to be noted with respect to the instruction signal transmitting unit 20. In Fig. 2, the structure of this unit 20 is illustrated as a combination of various kinds of discrete circuit. This is for the purpose of facilitating the better understanding of the function of the instruction signal generation. Briefly speaking, as is described above, the generation of the instruction signal comprises the following steps. Namely, with a first step, the code signals assigned to the cameras equipped at the sites to be monitored are produced in accordance with the order of selection of the cameras, i.e. the order of manipulation of the push-button switches 2A to 2D. In a second step, the synchronizing signal SYNC is attached to the head of the train of the code signals. Finally, the thus obtained instruction signal is sent to the modem 10. As is understood from this, the instruction signal can be attained by a microcomputer which is so programmed as to execute the above steps.

The instruction signal is transmitted through the transmission line 14 to the modem 12 of the side to be monitored and further to the instruction signal receiving unit 40. Next, referring to Figs. 4 and 8, the explanation is done of the operation of the instruction signal receiving unit 40.

In the instruction signal receiving unit 40, the received instruction signal as shown in Fig. 8(a) is inputted to the synchronizing signal detector 401 and the shift register 406. The 401 detects the synchronizing signal SYNC and outputs a signal which is shown in Fig. 8(b). The re-timing circuit 403 having received the output of the detector 401 through the AND gate 402 reproduces and outputs the clock signal which is shown in Fig. 8(c). The 1/8 frequency divider 404 divides the frequency of the reproduced clock signal to output the signal which is shown in Fig. 8(d). The counter 405 counts the output of the 1/8 frequency divider 404 to output the counted values as 1, 2, 3 and 4 sequentially, as shown in Fig. 8(f). The shift register 406 receives the reproduced clock signal through the line E₁₁, and thereby the instruction signal is taken thereinto. However, it is to be noted here that, as is apparent from Fig. 8(c), the clock signal is not yet reproduced when the synchronizing signal SYNC reaches the shift register 406. Accordingly, the synchronizing signal SYNC is not taken into the shift register 406, but the register 406 inputs only the code signals A to D following to the synchronizing signal SYNC bit by bit in response to the clock signal. The change of content of the shift register 406 is as shown in Fig. 8(e). The portions indicated by "shift" in Fig. 8(e) express that the digital signals composing the respective codes are shifted sequentially in the shift register 406. To the lines E₂, E₃ and E₄, there are separately outputted the three binary signals which relate to each code. The following description will be made by taking up the case

in which the code "A" composed of "001" is outputted from the shift register 406, as has been described hereinbefore. Then, the values "0", "0" and "1" are simultaneously outputted to the lines E₂ to E₄, respectively. The respective comparators 407A to 407D output their signals only when the signal outputted from the shift register 406 and the output signals of the code establishing circuits 409A to 409D are coincident with each other. Since, in the example of this embodiment, the code signals are arranged in the order of "A", "C", "B" and "D", the comparators 407A to 407D sequentially output the signals as shown in Fig. 8(g).

The output of the counter 405 is led to all the shift registers 408A to 408D. The outputs of the comparators 407A to 407D are also led to the corresponding shift registers 408A to 408D as an input timing signal. In response to the timing signal, the shift registers 408A to 408D input the content of the counter 405 at that time thereinto. Consequently, the shift registers 408A to 408D store the counted values, as shown in Figs. 8(h) to 8(k). In this embodiment, the counted values take 1, 3, 2 and 4, respectively. As described above, the counter 405, the comparators 407A to 407D and the shift registers 408A to 408D select the cameras for the full motion images and the cameras for frame repetition images in response to the instruction signal mentioned above. For the camera 16A, the counter 405, the comparator 407A and the shift register 408A judge whether it is for the full motion or frame repetition images. For the camera 16B, the counter 405, the comparator 407B and the shift register 408B judge whether it is for the full motion or frame repetition images. The counter 405, the comparator 407C and the shift register 408C judge whether the camera 16C is for the full motion or frame repetition images. The counter 405, the comparator 407D and the shift register 408D judge whether the camera 16D is for the full motion or frame repetition images.

Briefly speaking, as is described above, the instruction receiving unit 40 discriminates the order of the code signals A to D included in the received instruction signal. To this end, this unit 40 has the function of decoding the instruction signal which comprises the following steps; generating the codes corresponding to the codes assigned to the cameras, comparing each of the thus generated codes with the successively received code signal one after another, and discriminating the order of reception of the code signals on the basis of the above comparison to produce a contact selecting signal to the selecting switch circuits. All of these steps can be achieved by a usual microcomputer, so that, similarly to the instruction signal transmitting unit 20 shown in Fig. 2, the instruction signal receiving unit 40 also can be constructed by a microcomputer which is so programed as to execute the above mentioned steps.

Now, the contents stored in the shift registers 408A to 408D are led to the image signal transmitting unit 50 through the lines E₁₅ to E₁₈. In this unit 50, the image signals which are picked up by the cameras 16A to 16D and converted into the digital signals by the coders 18A to 18D are processed to be formed into the image signal suitable for transmission to the image signal receiving unit 30 in the monitor room side in accordance with the instruction signal decoded in the instruction signal receiving unit 40 as mentioned above. The operation of the image signal transmitting unit 40 will be explained in the following, referring to Figs. 5 and 9.

In Fig. 5, the signals which are led through the lines E₁₅ to E₁₈ are given to the selecting switch circuits 513A to 513D as the contact selecting signal, respectively. Each of these signals determines one of four fixed contacts to be selected by the movable contact. Although, as is apparent from the foregoing description, each of these signals carries one of the numerical values 1 to 4, the numerical value corresponds

to the number of the fixed contact to be selected which is attached as shown in the figure. Accordingly, the signal transmitted through the line E₁₅ is led to the switch circuit 513A. This switch circuit 513A connects the movable contact to the fixed contact of the number 1 since the numerical value of this signal is 1. Since the switch circuit 513B receives the signal through the line E₁₆, which carries the numerical value 3, the movable contact thereof selects the fixed contact of the number 3. Similarly, since the switch circuit 513C receives the signal through the line E₁₇, which carries the numerical value 2, the movable contact thereof is connected to the fixed contact of the number 2. Further, since the switch circuit 513D receives the signal through the line E₁₈, which carries the numerical value 4, the movable contact selects the fixed contact of the number 4. The selecting switch circuits 513A to 513D are switching means to connect the respective cameras with a full motion or a frame repetition image transmission means in accordance with the aforementioned camera selecting function of the instruction signal receiving unit 40.

The image signal output from the cameras 16A to 16D is synchronized with the signal C_T as shown in Fig. 9(a), which is transmitted from the control signal generator 514 through the line F₁₅. As has been already described, the signal C_T is outputted from the control signal generator 514 after the signals on the lines E₁₅ to E₁₈ have been produced. Moreover, the signal C_T is inputted through the line F₁₅ to the shift register 511. This shift register 511 receives and stores the synchronizing signal SYC from the memory 512. The image signals generated by the cameras 16A to 16D are sent to the coders 18A to 18D so that they become pixel signals which are shown in Figs. 9(f) to 9(i). The pixel signal outputted from the coder 18A is inputted to the shift register 501 through the lines F₁ and F₅. The pixel signal outputted from the coder 18C is sent to the shift register 502 through the

lines F_3 and F_6 . The pixel signal outputted from the coder 18B is transmitted to the changeover switch 507 through the lines F_2 and F_7 . The pixel signal outputted from the coder 18D is transmitted to the changeover switch 507 through the lines F_4 and F_8 . As described before, the changeover switch 507 has its movable contact connected alternately at a predetermined interval with the fixed contact 509 connected to the line F_7 and the fixed contact 510 connected to the line F_8 . This switching operation of the movable contact is conducted each time the image signals from the coders 18B and 18D are sent for one picture frame. This switching operation of the movable contact of the changeover switch 507 is conducted in response to the signal C_U which is given from the control signal generator 514 to the changeover switch 507 through the line F_{20} . Here assumed that the movable contact of the changeover switch 507 will be connected with the fixed contact 509. Then, the pixel signal from the coder 18B is inputted to the shift register 503. The storage of the pixel signals in the shift registers 501 to 503 is conducted in synchronism with the signal C_W as shown in Fig. 9(e), which is outputted from the control signal generator 514 after the signal C_T takes the value "0". When a signal C_L shown in Fig. 9(d) is inputted to the shift registers 504 to 506, pixel signals A_1 , C_1 and B_1 stored in the shift registers 501 to 503 are transferred to and stored in the corresponding shift registers 504 to 506 (as shown in Figs. 9(k) to 9(m). The shift registers 501, 502, 504 and 505 are storage means for the full motion images. The switching circuit 507 and the shift registers 503 and 506 form storage means for the frame repetition images.

Before the signal C_L is outputted from the control signal generator 514, a signal C_{p1} is outputted from the same, as shown in Fig. 9(b). The shift register 511 receives the signal C_{p1} through the line F_{17} to output the stored synchronizing signal SYC to the modem 12

through the OR gate 508. The signal Cp_1 is interrupted simultaneously with the interruption of the signal C_L . As soon as the signal Cp_1 is interrupted, a signal Cp_2 is outputted from the control signal generator 514. When
5 the signal Cp_2 is inputted to the shift registers 504 to 506, the pixel signals A_1 , C_1 and B_1 stored in those shift registers are sent out in series to the modem 12 through the OR gate 508. As a result, an image signal headed by the synchronizing signal SYC, as shown in
10 Fig. 9(p), is outputted from the modem 12 to the transmission line 14.

The detail of the image signal outputted from the modem 12 is shown in Fig. 10. This figure shows the formation of the image signal of k -th and $(k+1)$ th frames with respect to the images A and C picked up by the
15 cameras 16A and 16C which are both transmitted by the full motion image transmission and a j -th frame with respect to the images B and D picked up by the cameras 16B and 16D which are transmitted by the frame repetition image transmission. When the pixel signals A_1 , C_1 and B_1
20 are outputted from the shift register 504, they are accompanied by successive pixel signals A_2 , C_2 and B_2 until pixel signals A_n , C_n and B_n are finally outputted. The pixel signals A_1 to A_n construct one frame of the image A, the pixel signals C_1 to C_n construct one frame
25 of the image C, and the pixel signals B_1 to B_n construct one frame of the image B. When the pixel signal B_n is outputted, the movable contact of changeover switch 507 is connected with the fixed contact 510 thereof, so that
30 the pixel signal D_1 is stored in the shift register 503 and further in the shift register 506. As a result, the pixel signals A_1 , C_1 , D_1 , A_2 , C_2 , D_2 and so on are outputted sequentially in the same manner as described above.

35 By the way, the following is to be noted here. An variation of assignment of channels to the full motion image and the frame repetition image transmissions can be

achieved by changing the wiring between the selecting switch circuits 513A to 513D and the shift registers 501, 502 and the changeover switch 507. If a changeover switch having three fixed contacts is substituted for the
5 two-fixed-contact changeover switch 507 as used in Fig. 5 and the line F_6 is connected to a third fixed contact thereof, it can be realized that only one channel is assigned to the full motion image transmission, and the remaining two channels are employed for the frame
10 repetition image transmission.

Further, another variation can be considered. In the case where the transmission line 14 is divided into more than three channels, there must be provided the number of selecting switch circuits corresponding to the
15 number of channels. The number of fixed contacts of each of such selecting switch circuits also must correspond to the number of the channels. On the other hand, the number of fixed contacts of the changeover switch is determined in dependence on how many channels are
20 assigned to the full motion image transmission. For example, in the case where the transmission line is divided into 50 channels and two channels thereamong are assigned to the full motion image transmission, 48 fixed contacts is necessary in the changeover switch. The
25 wiring between the selecting switch circuits and the changeover switch can be easily done in accordance with the same way as that shown in Fig. 5. In this case, the arrangement of the shift registers 501 to 506 does not change, since two channels are assigned to the full
30 motion image transmission in the same manner as in Fig. 5 and the single shift register for storing the image signal of the frame repetition image is used by changing the image signals of every frame repetition image transmissions. These modification and variation
35 mentioned above can be easily performed by one ordinarily skilled in the art without any inventive concept.

The above mentioned image signal obtained in the image signal transmitting unit 50 is sent from the modem 12 through the transmission line 14 to the monitor room and received by the modem 10. Next, the description will
5 be made of the operation of the image signal receiving unit 30 which is supplied with the image signal received by the modem 10, referring to Figs. 3 and 11.

The image signal received by the modem 10 is inputted to the shift register 309 through the line N_1
10 and the synchronizing signal detector 301 through the line N_{12} . This synchronizing signal detector 301 receives the image signal as shown in Fig. 11(a) to output a signal as shown in Fig. 11(b). This output is inputted through the AND gate 302 to the re-timing
15 circuit 303. This circuit 303 outputs a clock pulse signal which is shown in Fig. 11(c). This pulse signal is inputted to the control signal generator 304 as well as to the shift registers 307 to 309. As a result, these shift registers 307 to 309 take in the pixel signals A_1 ,
20 C_1 and B_1 . More specifically, the shift register 307 takes in the pixel signals (A_1, A_2, \dots, A_n) pixel by pixel, as shown in Fig. 11(e). The shift register 308 takes in the pixel signals (C_1, C_2, \dots, C_n) pixel by pixel, as shown in Fig. 11(f). The shift register 309
25 takes in the pixel signals (B_1, B_2, \dots, B_n) pixel by pixel, as shown in Fig. 11(g). Here, it is to be noted that the synchronizing signal SYC included in the received image signal is not taken into the shift register 307 to 309, since the clock signal is not yet
30 reproduced when the synchronizing signal SYC reaches the shift register 309.

A signal C_R (as shown in Fig. 11(d)) is outputted from the control signal generator 304 and inputted to the shift registers 310 to 312. In response to the signal
35 C_R , the shift registers 310 to 312 take in and store the pixel signals A_1, C_1 and B_1 stored in the corresponding

shift registers 307 to 309, as shown in Figs. 11(h) to (j). Next, a signal C_Q (as shown in Fig. 11(k)) outputted from the control signal generator 304 is led to the shift registers 310 to 312. At this time, the shift registers 310 to 312 output the pixel signals stored therein. The pixel signals (A_1, A_2, \dots, A_n) outputted sequentially from the shift register 310 are sent as the image signal to the decoder 61. The decoder 61 decodes and decompresses the digital, bandwidth-compressed image signal, so that the monitor television set 81 displays the image which has been taken by the camera 16A. The pixel signals (C_1, C_2, \dots, C_n) outputted from the shift register 311 are sent as the image signal to the decoder 62. The decoder 62 decodes and decompresses the digital, bandwidth-compressed image signal, so that the monitor television set 82 displays the image which has been taken by the camera 16C. The changeover switch 313 receives the signal C_E (as shown in Fig. 11(p)) outputted from the control signal generator 304 and has its movable contact 314 connect with the fixed contact 315. As a result, the pixel signals (B_1, B_2, \dots, B_n) outputted from the shift register 312 are once stored in the memory 73. The pixel signals stored in the memory 73 are led to the decoder 63, in which they are decoded and decompressed, so that the monitor television set 83 displays the image which has been taken by the camera 16B. The movable contact 314 is so controlled by the signal C_E that it is connected with the fixed contact 315, when the movable contact of the changeover switch 507 (Fig. 5) is connected with the fixed contact 509, and with the fixed contact 316 when the movable contact of the changeover switch 507 is connected with the fixed contact 510. When the state of the signal C_E changes (the change of state is not shown in Fig. 11(p)), the movable contact 314 of the changeover switch 313 is connected to the fixed contact 316. At that time, the pixel signals (D_1, D_2, \dots, D_n) are

stored in the shift register 312, so that they are once stored in the memory 74 through the changeover switch 313. The pixel signals stored in the memory 74 are led to the decoder 64, in which they are decoded and decompressed. Consequently, the monitor television set 84 displays the image which has been taken by the camera 16D. It should be noted that the pixel signals stored both in the memories 73 and 74 are hold therein until the pixel signals of the next frame are inputted thereinto.

As described above, the image signals displayed by the monitor television sets 81 and 82 are transmitted continually from the side to be monitored at all times whereas the image signals displayed by the monitor television sets 83 and 84 are transmitted alternately for each picture frame, i.e., at a slow speed. As a result, the monitor television sets 81 and 82 are used for monitoring the sites where the states of the objects being monitored are subject to instantaneous and drastic change. The monitor television sets 83 and 84 can be utilized for monitoring the sites where the states of the objects being monitored are less likely to change. The memories 73 and 74 store the image signal for the slow-speed images. As a result, even when no image is transmitted for a while, the monitor television sets 83 and 84 display the images stored in the memories 73 and 74.

Next, an example of the effects of the present embodiment will be explained with reference to Fig. 12.

First of all, the following conditions are assumed.

The transmission line has the capability of the transmission rate of 96 Mbps, and by using the appropriate bandwidth compression method, e.g. a two-dimensional predictive coding scheme, the image signal is compressed to a digital signal of 4 bits per pixel. In order that such a digital signal is transmitted at 4MHz of the base frequency, the frequency bandwidth required of the transmission line corresponds to 32 Mbps

(4MHz \times 2 \times 4 bits). Therefore, the transmission line with the capability of 96Mbps as mentioned above can be divided into 3 transmission channels, each having the equal rate of 32 Mbps. Further, let us assume here that
5 one frame of picture is composed of 512 \times 512 pixels, which correspond to about 1049 K bits in the digital image signal. In case such a frame of picture is transmitted through the transmission channel having the transmission rate of 32 Mbps, the time necessary for
10 completing the transmission of one frame becomes about 33 msec (1049 K bits \div 32Mbps). Accordingly the image signals for about 30 frames can be transmitted every one second through one transmission channel. If two channels, i.e. the capability of 64Mbps, are used, the
15 image signals for 60 frames can be transmitted every one second, and further, those for 90 frames can be transmitted in a case of three channels, i.e. by using the full capability (96 Mbps) of the transmission line. Actually, however, 32 Mbps, i.e. 30 frames per second, is
20 the rate enough to reproduce the full motion image in the receiving side. Namely, the reproduction of the full motion image of a certain site to be monitored becomes possible, if the image signals of the certain site can be transmitted at the rate of 30 frames/sec. Therefore,
25 more than one channel is not necessary to be assigned to the full motion image transmission of one site to be monitored.

In a case of the present embodiment mentioned before, two channels of the line which is divided into
30 three transmission channels are assigned to the full motion image transmission for two sites which are monitored by the cameras 16A and 16C, and the remaining one transmission channel is used for the frame repetition image transmission for two sites which are sensed by the
35 cameras 16B and 16D. Namely, in this case, one channel having the capability of 30 frames/sec is exhausted for the frame repetition image transmission for only two

5 sites to be monitored. Therefore, the capability of the
transmission rate of 15 frames/sec is assigned to each
site to be monitored. However, the transmission rate of
15 frames/sec/site is extremely high for the frame
repetition image transmission and does not result in the
effective utilization of the transmission line.
According to the inventors' studies and experiences, the
transmission rate of 1 frame/sec/site is usually
sufficient for the frame repetition image transmission,
10 although, of course, that depends on the field in which
the image transmission system of this kind is used. If
the transmission rate is set at such a value as 1
frame/sec/site, it becomes possible to transmit the image
signals for 30 sites every one second through one
15 transmission channel by assigning each one of 30 frames
to each one of 30 sites. Further, if the reduction of
the transmission rate, e.g. down to 0.5 frames/sec/site,
is allowed, the image signals for 60 sites to be
monitored can be transmitted every one second through one
20 transmission channel.

Fig. 12 plots the relation between the transmission
rate of the frame repetition image (frames/sec/site) and
the number of channels assigned to the full motion image
transmission (N_M) as mentioned above, in which the number
25 of frames by the frame repetition image transmission is
rendered a parameter. As is apparent from the figure, if
only one channel is assigned to the full motion image
transmission and the transmission rate for the frame
repetition image is set, for example, about 0.7
30 frames/sec/site, 90 sites can be monitored by the frame
repetition image through the remaining two channels.

Here let us show an example of the actual
application of this embodiment, in which there are
provided 92 sites to be monitored in a plant or building.
35 Usually, i.e. when there is no malfunction or abnormal
state in the plant or building, two channels of the
transmission line are assigned to the full motion image

transmission for two sites arbitrarily selected among the 92 sites to be monitored, and the remaining one channel is assigned to the frame repetition image transmission for the remaining 90 sites to be monitored. At this time, as is understood from Fig. 12, the transmission rate of the frame repetition image transmission is about 0.3 frames/sec/site (cf. a point on the $N_S=90$ line with respect to $N_M=2$). In case a malfunction or abnormal state of one among the above mentioned 90 sites has been observed from the display of the frame repetition image, the operator can change the display of the image of the site in question from the frame repetition image to the full motion image by manipulating the push-button switches 2A to 2D (Fig. 1). Namely, if it has been found from the display of the monitor television set 84, which is in the frame repetition image, that there occurs an abnormal state in the site monitored by the camera 16D, the operator re-manipulates the push-button switches so that the switch 2D is at first pushed, preceding to the manipulation of the other push-button switches. Consequently, the image signal picked up by the camera 16D is transmitted by the full motion image transmission. Thus, according to the present embodiment, the effect can be attained which provides a system in which the channel or channels can be preferentially assigned to the monitoring operations of the sites having high importance or emergency by means of the full motion images whereas the remaining channels can be assigned to the monitoring operations of the remaining sites by means of the frame repetition images, so that the limited capacity of the transmission line can be effectively utilized and that the system can be suitably applied for monitoring such an object having hundreds of sites to be monitored as the big plant or building. With the monitor television sets which display the full motion images, the image transmission period is so short that the monitoring operations can be conducted almost in a real time base.

With the monitor television sets which display the frame repetition images, the transmission period for the image of each of them is long, but the images of a number of TV cameras can be monitored.

5 In the present embodiment, the portions of the image signal transmitting unit 50 to be stored with the image signals of the frame repetition images have their structures simplified because of the limited number of shift registers. In the image signal receiving unit 30,
10 too, the portions (e.g., the shift registers 309 and 312) to be stored with the image signals of the frame repetition images have their structures simplified. Since the image signals of the plural cameras for the frame repetition images are stored alternately in one
15 image storage, the structures of the storages for the frame repetition images can be simplified so that the structures of the respective unit can be simplified.

Another embodiment of the present invention is shown in Fig. 13. The same reference characters as those of
20 the embodiment of Fig. 1 indicate the same parts. In this embodiment, reference numerals 95 and 96 indicate image change detection circuits and reference numerals 85 and 86 alarm lamps. The image change detection circuit 95 or 96 has such a structure as is shown in Fig. 14. A
25 reference numeral 951 indicates an image memory to be stored with the frame of this time, e.g., 512 512 picture elements, a reference numeral 952 an image memory to be stored with the last frame, and a reference numeral 953 an image comparator to compute the sum of the
30 difference between the pixel values of the memories 951 and 952. A reference numeral 954 indicates a threshold circuit which generates an output, when the sum of the difference of the pixel values of the comparator 953 exceeds a predetermined value, causing the alarm lamp 85
35 or 86 to light.

Usually, the operator watches the monitor television sets 81 and 82 for full motion images. If the alarm

lamp 85 or 86 lights during the automatic watch of the image changes by the circuit 95 and 96 for the frame repetition images, the image sensed by the cameras 16A to 16D corresponding to the alarming lamp 85 or 86 can be
5 displayed on the image minotor television set 81 or 82, by remanipulating the switches 2A to 2D and 3. Further, by cooperating the operation of the switches 2A to 2D and 3 with the outputs of the image change detection circuits 95 and 96, the monitor television set 81 or 82 can be
10 automatically switched to display the image picked up by the camera 16A to 16D corresponding to the alarming lamp 85 or 86.

Although we have herein shown and described only limited form of apparatus embodying the present
15 invention, it is understood that various changes and modifications may be made therein within the scope of the appended claims without departing from the spirit and scope of the present invention.

CLAIMS

1. An image transmission apparatus for use in a system which includes a monitored side with a plurality of sites to be monitored, each site having a television camera (16A - 16D) for sensing an image of the site, a monitoring side equipped with monitors (81-84) by which the images of the sites can be monitored or watched, and a transmission line (14) connecting therebetween, the frequency bandwidth of which is divided into plural transmission channels, comprising

an instruction signal transmitting means (20) provided in the monitoring side for producing an instruction signal by the operation of an operator and transmitting it to the monitored side,

an instruction signal receiving means (40) provided in the monitor side for receiving and interpreting the instruction signal to produce control signals,

an image signal transmitting means (50) provided in the monitored side for receiving image signals picked up by the television cameras (16A - 16D) and transmitting to the monitoring side an image transmission signal formed by processing the image signals from the television cameras in accordance with the control signals produced by the instruction signal receiving means (40), and

an image signal receiving means (30) provided in the monitoring side for receiving and processing the image transmission signals to supply the image signals picked up by the television cameras to the monitors (81-84),

c h a r a c t e r i z e d i n

that the instruction signal includes a code signal in which a code assigned to each of the television cameras is arranged in the order selected by the operator, a first group of codes including at least one code located at the predetermined position within the arrangement of codes being so specified that the image signals picked up by the cameras assigned the codes of the first group are transmitted as full motion images and

a second group of codes consisting of the remaining codes being so specified that the image signals picked up by the cameras assigned the codes of the second group are transmitted as frame repetition images,

that the image signal transmitting means (50) has first image storages (501, 502, 504, 505) for full motion images, each of which stores the image signal picked up by the camera assigned one of the codes of the first group, and second image storage (503, 506) for frame repetition images which stores the image signals picked up by the cameras assigned the codes of the second group alternately at a predetermined period, whereby the image transmission signal is so formed in said image signal transmitting means that one of the plural transmission channels of the transmission line is occupied for the transmission of each of the image signals stored in the first image storages and all of the image signals stored in the second image storage are multiplexed on the time-sharing basis and transmitted through the remaining transmission channels, and

that the image signal receiving means (30) separates the received image transmission signal into first image signals of the full motion images and second image signals of the frame repetition images to display the first image signals on the respective monitors as the full motion images and to demultiplex the second image signals thereby to supply them to other respective monitors.

2. An image transmission apparatus as defined in claim 1, wherein there are further provided image change detecting means in said image signal receiving means to which the demultiplexed second image signals are led and which detect the change of the image every time the image signal is received and produce an alarming signal when the change of the image exceeds a certain threshold value.

3. An image transmission apparatus as defined in claim 1 or 2, wherein the codes of the first group are located from the top in the arrangement of codes included in the instruction signal.

1/11

0188286




FIG. 1

The diagram illustrates a control signal generator and a data processing circuit. The **CONTROL SIGNAL GENERATOR 304** contains a **CNTR 305** (counter) and a **÷ 3 306** (divider). The counter 305 has control inputs **CR** (clock reset), **CQ** (clock output), and **CE** (enable). The divider 306 has a clock input and an output **N14**. The generator also receives a **FROM MODEM 10** signal, which is processed by a **SYN DET 301** (sync detector) to produce signal **N12**. This signal is combined with **N1** in an AND gate 302, whose output goes to a **RE-TIMING CKT 303**. The re-timing circuit 303 produces signal **N13** and also receives **N14**. Signal **N13** is distributed to three SR flip-flop pairs (310, 311, 312) and a **CHANGEOVER SWITCH 313**. Each SR flip-flop pair consists of two SR flip-flops with cross-coupled outputs, labeled **N4**, **N5**, **N6**, **N7**, **N8**, and **N9** respectively. The changeover switch 313 has two outputs: **N10 TO MEM 73** and **N11 TO MEM 74**. The circuit also includes outputs **TO DEC 61** and **TO DEC 62**. Other signals shown include **307**, **308**, and **309** entering the SR flip-flop pairs.

4/11

0188286

FIG. 4




FIG. 6




FIG. 7






FIG. 8



8/11

0188286

FIG. 9



9/11

0188286

FIG. 10





FIG. 12



10/11

0188286

FIG. 11




FIG. 13





FIG. 14



**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.